



Smart Traffic System using FPGA Basys3

Prepared by:

Mostafa Mohamed Abdelaziz 58-22509

Ahmed Adel Sanad 58-1051

Ahmed Sherif Elafandy 58-5317

Mohammad Soufi 58-13698

Hassan Elgohary 58-1047

Marwan Elsayed Ali 58-20308


date of submission: 9 December 2024

Introduction:

This project is a Smart Traffic Management System developed using VHDL and implemented on a Basys 3 FPGA board. The purpose of this project is to optimize traffic flow and enhance safety by integrating advanced monitoring and control features. Our System follow the German Traffic System .It includes four main vehicular traffic lights (red, yellow, green) and four pedestrian-specific lights to regulate movement and at the intersection of the lanes it form a square composed of four Ultrasonics . Ultrasonic sensors are positioned centrally to detect vehicle presence and movement, enabling dynamic control of traffic signals. A buzzer system is incorporated to alert for traffic violations, such as vehicles crossing during a red light, promoting safety and rule compliance. Additionally, a DHT11 temperature sensor monitors environmental conditions, offering potential adaptability for extreme weather scenarios. By leveraging the Basys 3 FPGA board and VHDL programming, this project demonstrates the integration of real-time sensing and hardware-based control to address modern urban traffic challenges efficiently.

Project Components and Design :

1)Traffic Light System:



The Traffic Light system is designed to efficiently manage the flow of vehicles and pedestrians while ensuring safety and smooth operation at the intersection.

Overview:

The traffic system operates in **four phases**, each consisting of vehicle and pedestrian traffic signals:

1. Phase 1:

- Two traffic signals for vehicles, each with three LEDs (Red, Yellow, Green) for opposite lanes.
- Two pedestrian signals, each with two LEDs (Red, Green).

2. Phase 2:

- Similar to Phase 1 but operates in the opposite direction.

3. Phase 3:

- Changes all vehicle signals from Phase 1 and Phase 2 to red.
- Activates two LEDs (Red, Green) for left-turn traffic.

4. Phase 4:

- Also turns all Phase 1 and Phase 2 vehicle signals red.
- Activates two LEDs (Red, Green) for left-turn traffic in the opposite direction.

Design and Operation

The FSM operates through **eight states**, transitioning to manage traffic flow for vehicles and pedestrians effectively:

1. State 1:

- Phase 1 vehicle lights turn green, Phase 2 vehicle lights turn red.
- Pedestrian lights synchronize with their respective phases (Phase 1 pedestrian lights red, Phase 2 pedestrian lights green).

2. State 2:

- A 15-second delay is implemented using a clock divider.

3. State 3:

- All vehicle lights change to yellow, and pedestrian lights remain red.

4. State 4:

- A 3-second delay is introduced for the yellow light transition.

5. State 5:

- Phase 1 vehicle lights turn red, and Phase 2 vehicle lights turn green.
- Pedestrian lights switch to match their respective phases.

6. State 6:

- Another 15-second delay is applied.

7. State 7:

- Phase 3 is activated, turning on two LEDs (Red, Green) for left-turn traffic while Phases 1 and 2 remain red.

8. State 8:

- Phase 4 is activated, functioning similarly to Phase 3, but for left-turn traffic in the opposite direction.

Hardware Configuration

- **LED Connections:**

- The system uses high-power 220V LEDs, requiring relays for safe and reliable operation.
- All LEDs share a common ground for simplicity.
- Similar LED groups (e.g., all red lights in Phase 1) are connected to dedicated relays.
- Yellow lights across all phases share a single relay.

- **Timing Management:** A clock divider generates precise delays for each phase transition, ensuring accurate timing for 15-second and 3-second intervals.

2)Ultrasonic Sensor (HC-SR04):

Overview:

The ultrasonic sensor operates by emitting high-frequency sound waves and calculating the time it takes for the waves to bounce back from an object. The VHDL design employs a Finite State Machine (FSM) to control the sensor, manage timing signals, and compute distances based on the time of flight. The system outputs the calculated distance in centimeters, formatted for integration with other components.

Additionally, the design has been extended to incorporate a multi-ultrasonic system that utilizes four sensors (A1, A2, B1, and B2) working together. The system monitors multiple lanes and activates an alert if a vehicle is detected passing while the traffic light is red.

Initialization:

To operate the multi-ultrasonic sensor system and begin measuring distances:

1. The system is reset using the rst signal, preparing the sensors and FSM for operation.
2. The FSM sends a 10 μ s high pulse to the trigger lines of all sensors, signaling them to emit sound waves.
3. The FSM initializes all counters and variables to handle incoming echo signals from all sensors, ensuring precise measurements.

Sending and Receiving Data:


1. Control Signals:

- **Trigger Signal:** A 10 μ s pulse is generated on each sensor's trigger line to start measurements at same moment.
- **Echo Signal:** Each sensor returns an echo pulse whose duration corresponds to the distance to an object.

2. Data Transmission:

- Each sensor calculates the round-trip time of the sound wave, which is used to compute the distance:

Design and Operation:



1) Using Finite State Machine (FSM):

To control the multi-ultrasonic sensors:

- zero_state:** Initializes outputs and prepares variables for a new measurement cycle across all sensors.
- trigger_state:** Sends a 10 μ s high pulse on the trigger lines to start the operation of all sensors.
- wait_for_echo_state:** Waits for the echo signals from each sensor to begin and starts timing the pulse duration.
- calc_distance_state:** Calculates the distance based on the echo signals' durations for all sensors.
- output_state:** Converts the calculated distances to 24-bit values and outputs them on the respective distance ports, formatted for integration with the shared common_bus.

2) Timing Delays:

- **Trigger Pulse Duration:** A precise 10 μ s pulse is generated for each sensor.
- **Echo Timing:** Counters measure the duration of each echo signal to calculate the distances.
- **Measurement Cycle Delay:** A 45 ms delay is introduced between measurement cycles to avoid interference or sensor instability.

3) Data Processing and Common Bus Interface:

- **Data Formatting:**
 - The distances (in cm) from all sensors are computed and stored as 24-bit binary values.
 - Alerts are raised if a vehicle crosses a red-light traffic lane, with the status reflected on the shared `common_bus`.
- **Common Bus Interface:**
 - The shared bus manages communication between sensors and system components, including traffic light signals and buzzer activation.

4) Traffic Monitoring and Alert Mechanism:

- The system continuously checks traffic lane statuses using the `common_bus`.
- If a red light (`Lane_A_Red` or `Lane_B_Red`) is active and a vehicle is detected within the alert distance by any sensor, the buzzer is activated for warning. This mechanism ensures that any vehicle passing through a red-light lane is detected promptly, and an alert is triggered.

3)Temperature Sensor (DHT11):

Overview:

The DHT11 sensor communicates with a microcontroller using a single-wire protocol. It transmits a 40-bit data packet containing temperature and humidity values, along with a checksum for data integrity. In the VHDL design, a Finite State Machine (FSM) controls the communication with the sensor, processing the data bit by bit and validating the checksum to ensure accuracy.



To start working with the DHT11 we needed to :

- **Initialization:** To operate the DHT11 sensor:
 1. The sensor is powered on and reset.
 2. The communication sequence begins with the microcontroller pulling the data line low for 18ms to initiate communication.
 3. The sensor responds with an 80 μ s low pulse followed by an 80 μ s high pulse.
 4. The FSM initializes all outputs and variables for a new communication cycle, readying the system to read data from the sensor.

- **Sending and Receiving Data through the :**

1)Control Signals:

- **dht_data_dir:** Controls the direction of data flow on the data line, toggling between input and output modes.
- **EN (Enable):** Used to manage data reading and writing operations in coordination with the timing signals.

2)Data Transmission:

- The DHT11 sensor transmits a 40-bit data packet containing:
 - 16 bits for humidity (8 bits integer and 8 bits decimal).
 - 16 bits for temperature (8 bits integer and 8 bits decimal).
 - 8 bits for checksum.
- Data is transmitted bit by bit, with the duration of the high pulse determining if the bit is a '0' (short pulse) or a '1' (long pulse).

Design and Operation

1. Using Finite State Machine:

- A state machine is designed with the following states:
 - **zero state:** Initializes outputs and prepares variables for communication.
 - **start_down_state:** Pulls the data line low to signal the start of communication.
 - **start_up_state:** Releases the data line and waits for the sensor's response.
 - **waitResponse_state:** Waits for the sensor's acknowledgment signal.
 - **readData_state:** Reads the data transmitted by the sensor and stores it in a buffer.
 - **process_state:** Extracts and processes the humidity, temperature, and checksum, calculating the checksum to validate data integrity.

- **assign_output_state:** If the checksum is valid, the temperature and humidity data are formatted for output and displayed in readable format.

2. Timing Delays:

- Delays are managed using counters to ensure proper timing of transitions between states and control signals like EN.
- A small delay is required after sending each nibble of data to allow the sensor to process the information.

3. Nibble-by-Nibble Transfer:

- The 40-bit data packet is divided into nibbles (4 bits), with the higher 4 bits sent first, followed by the lower 4 bits.
- Each nibble is transmitted sequentially, with precise control of the dht_data_dir signal to toggle between input and output modes.

4. Data Processing and Checksum Validation:

- The humidity and temperature data are extracted from the received bits.
- The checksum is calculated and compared with the received checksum to ensure data accuracy.
- If the checksum is invalid, an error flag is raised.

5. Common Bus Interface:

- The processed data is transferred via a shared common bus for integration with other system components.
- This allows dynamic communication of the temperature and humidity data for further use in the system

4)Liquid Crytal Display (LCD):

Overview:

The communication design for the LCD module in VHDL employs a Finite State Machine (FSM) to oversee the sequence of operations necessary for interfacing with an LCD display. This approach guarantees precise data transmission and display updates, facilitating the correct initialization, writing, and clearing of the display through a parallel communication protocol. The LCD can function in either 4-bit or 8-bit mode for sending commands and data. In 4-bit mode, only half of a byte—either the upper or lower 4 bits—is transmitted at once, thereby minimizing the number of data lines needed for interfacing with the LCD.



How the LCD Works in 4-bit Mode and How It is Operated in VHDL:

To use the LCD in 4-bit mode:

- **Initialization:**
 1. The LCD is powered up and reset.
 2. The initialization sequence involves sending specific commands in 8-bit mode to switch to 4-bit mode.
 3. Once in 4-bit mode, commands and data are sent as two nibbles (4 bits each).

- **Sending Commands and Data:**

1)Control Signals:

RS (Register Select): Determines whether data is a command (RS=0) or character (RS=1).

RW (Read/Write): Specifies whether data is being written (RW=0) or read (RW=1).

EN (Enable): Acts as a latch; data is written when this signal transitions from HIGH to LOW.

2)4-Bit Data Transmission:

The higher 4 bits of a byte are sent first, followed by the lower 4 bits.

After sending each nibble, a small delay is required to let the LCD process the data.

Design and Operation

1)Using Finite State Machine :

- The state machine was designed with states such as INIT, WRITE, READY, and CLEAR to control the sequence of operations.
- Each state performs specific tasks like initialization, sending commands, or displaying characters.

2)Timing Delays:

Delays were implemented using counters to ensure proper timing for enabling signals (EN) and transitions between states.

3)Nibble-by-Nibble Transfer:

- Data to be displayed is stored in a buffer and divided into higher and lower nibbles.
- Each nibble is sent to the LCD sequentially with proper control signal adjustments.

4)Character Display:

- ASCII values of characters were pre-loaded into a result register.
- These characters are sent one by one to the LCD using the state machine.

5)Common Bus Interface:

The bus allows the FSM to send the processed temperature, humidity, or other relevant data to the LCD for display. As it used for sharing data, where ASCII values were transmitted to display characters dynamically.

This approach ensures efficient operation of the LCD in 4-bit mode while minimizing the use of GPIO pins and adhering to timing constraints.

5)Main Project Integration and Wiring Efficiency:

A)Main Project Integration

1. Modular Design:

- Each subsystem (ultrasonic, DHT11, traffic lights, LCD) is encapsulated in dedicated modules. This modularity allows for:
 - Easier debugging and testing of individual parts.
 - Independent upgrades or changes to specific modules without affecting others.
 - Grouping the ultrasonic trigger and echo lines to reduce clutter by making for all of them a common trigger to send the signal once to avoid any delays or miscalculations of the distance .

2. Interoperability via Common Bus:

- The `common_bus[63:0]` serves as the backbone for data exchange between modules.
- For example:
 - The DHT11 module sends temperature data to the LCD via the bus.
 - The ultrasonic module triggers the buzzer and updates the traffic controller if a red-light violation is detected.

3. Data Organization:

- The data format (e.g., temperature, traffic state, alerts) ensures efficient use of bus bandwidth, reducing delays in processing and updating system states.

4. Integration of Safety Features:

- The ultrasonic sensors directly interface with the traffic controller and buzzer to enforce safety (red-light violation detection).
- The camera (in the first diagram) can be added to this setup seamlessly by integrating its alert mechanism with the ultrasonic_inst module.

5. LCD as a Multi-Purpose Component:

- The integration of an LCD for both displaying temperature and acting as an advertisement poster adds value to the project, making it both functional and commercially viable.

6. Synchronization Across Modules:

- The use of a reset signal (reset) ensures a synchronized startup, reducing risks of miscommunication between modules during initialization.

B) Wiring Efficiency:

1. Common Bus Architecture:

- Both diagrams utilize a **common bus system** (`common_bus[63:0]`), which consolidates communication lines between various modules.
- This significantly reduces wiring complexity, as the sensors, actuators, and display units share the same communication interface.
- The bus architecture ensures scalability, allowing new modules to be added with minimal changes to the wiring.

2. Module-Specific Connections:


- Ultrasonic sensors have individual trigger and echo connections for precise detection. These are directly wired to the `ultrasonic_inst` module, which processes signals locally and sends alerts via the common bus.
- The LCD module (`lcd_inst`) uses a clean interface with `data[3:0]`, `en`, `rs`, and `rw` signals, ensuring simple and efficient control wiring for the display.
- The traffic light controller (`traffic_inst`) has separate outputs for each lane and direction (`Lane_A_LEDs`, `Lane_B_LEDs`), which helps in maintaining a clear structure for controlling multiple lights.

3. Reduced Redundancy:


- By centralizing the logic in modules like `DHT11_sensor`, `ultrasonic_inst`, and `traffic_inst`, the system avoids repetitive wiring of control signals, as each module handles its function independently.

4. Synchronization:

- Using a shared clk (clock) signal ensures all modules operate in sync, further simplifying wiring by avoiding additional timing circuits.






C) A Schematic shows the Smart Traffic System including Integration of Sensors and Display Interfaces:







Implementation and Simulation:


For LCD:



























For Ultrasonic Sensor:
















For Traffic Lights:





The screenshot shows the Vivado 2016.4 IDE. The Project Manager on the left lists various project tasks. The main editor displays the 'traffic.vhd' file, which defines the hardware for a traffic light system. The code includes library declarations, port definitions, and the start of the behavioral architecture.



```
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24 use IEEE.NUMERIC_STD.ALL;
25
26 entity traffic is
27 Port(
28     clk      : in std_logic;          -- Clock input
29     rst      : in std_logic;          -- Reset signal
30     lane_A_Left_LEDs: out std_logic; -- Left turn LEDs for Lane A (RED, GREEN)
31     lane_B_Left_LEDs: out std_logic; -- Left turn LEDs for Lane B (RED, GREEN)
32     lane_A_LEDs: out std_logic_vector (2 downto 0); -- Traffic LEDs for Lane A (RED, YELLOW, GREEN)
33     lane_B_LEDs: out std_logic_vector (2 downto 0); -- Traffic LEDs for Lane B (RED, YELLOW, GREEN)
34     common_bus: inout std_logic_vector (63 downto 0) -- Shared communication bus
35 );
36 end traffic;
37
38 architecture Behavioral of traffic is
39     -- State declaration for the FSM
40     type t_state is (LANE_A, LANE_B, LEFT_A, LEFT_B, A_TO_B, B_TO_A);
41     signal currentState, nextState : t_state := LANE_A; -- Current and next state signals
42
43     -- Counter for timing delays
44     signal counter : integer := 0;
45
46     -- Timing constants
47     constant CLOCK_FREQUENCY : integer := 100_000_000; -- 100 MHz system clock frequency
48     constant GREEN_TIME      : integer := CLOCK_FREQUENCY * 15; -- Duration for green light (15 seconds)
49     constant LEFT_TIME       : integer := CLOCK_FREQUENCY * 7;  -- Duration for left turn light (7 seconds)
50     constant YELLOW_TIME     : integer := CLOCK_FREQUENCY * 3;  -- Duration for yellow light (3 seconds)
```




The screenshot shows the Vivado 2016.4 IDE with the 'traffic.vhd' file open. The code continues from the previous screenshot, defining the process for state transitions and counter updates. The process includes logic for resetting the FSM, updating the current state to the next state on the clock edge, and incrementing the counter during green and yellow light phases.


```
49     constant LEFT_TIME       : integer := CLOCK_FREQUENCY * 7; -- Duration for left turn light (7 seconds)
50     constant YELLOW_TIME     : integer := CLOCK_FREQUENCY * 3; -- Duration for yellow light (3 seconds)
51 begin
52     -- Process for state transitions and counter updates
53     process(clk, rst)
54     begin
55         if rst = '1' then
56             -- Reset the FSM to the initial state and counter to zero
57             currentState <= LANE_A;
58             counter <= 0;
59         elsif rising_edge(clk) then
60             -- Update current state to next state on clock edge
61             currentState <= nextState;
62
63             -- Timing logic for each state
64             if (currentState = LANE_A) or (currentState = LANE_B) then
65                 -- Increment counter during green light
66                 if counter < GREEN_TIME - 1 then
67                     counter <= counter + 1;
68                 else
69                     counter <= 0;
70                 end if;
71             elsif (currentState = A_TO_B) or (currentState = B_TO_A) then
72                 -- Increment counter during yellow light
73                 if counter < YELLOW_TIME - 1 then
74                     counter <= counter + 1;
75                 else
76                     counter <= 0;
77                 end if;
78             end if;
```














For Temperature Sensor:











Here is the drive that contains our codes and video:

<https://drive.google.com/drive/u/0/folders/1XLDRS9gq8AhIFBP5GQdAdBeGjmAlp-tv>